Abstract: This paper presents a new dual asymmetric bit-line sense amplifier to cope with the recent need for GND or VDD bit-line precharge scheme for improving bit-line sensing margin and speed of contemporary low-voltage DRAM. The existing GND or VDD bitline pre-charge schemes have some disadvantages in terms of power, area and practicality, compared to the conventional VDD/2 bit-line pre-charge scheme. Our proposed sense amplifier, which is composed of two asymmetric PMOS sense amplifiers and one symmetric NMOS sense amplifier for GND bit-line pre-charge scheme, and several circuit optimization techniques provide excellent results regarding to stability, speed, and power, while keeping the area overhead under 1% in the size of sense amplifier region. Compared to a conventional VDD/2 scheme, the charge sharing time, sensing time, and precharging time have been improved by 20%, 47%, and 20%, respectively and the increase of power consumption due to GND pre-charge scheme has been minimized to 22.2%.
Introduction
The voltage or power supply level in DRAM and embedded DRAM macros has been reducing in order to achieve low power consumption. We focus on the bit-line sensing and pre-charging issues of low-voltage DRAM. In the existing DRAM, the VDD/2 bit-line pre-charge scheme has been widely used such that the sense amplifier circuit is composed of one symmetric NMOS sense amplifier (NSA), and one symmetric PMOS sense amplifier (PSA) as shown in Fig. 1 .
This conventional circuit is simple and efficient since pre-charging bitline pair to VDD/2 offers a reference for sensing both high and low data stored in a cell capacitor. However, a critical problem occurs in low-voltage DRAM using VDD/2 bit-line pre-charge scheme. For example, if the level of power supply is 1 V, the threshold voltage of PSA and NSA is 0.5 V at worst case (Because of excessive sub-threshold leakage current, the threshold voltage of the sense amplifier transistors cannot be scaled down as much as the level of power supply can be) and the bit-line pair is precharged to VDD/2, the gate-source voltage Vgs of the sense amplifier transistors will be 0.5 V at the sensing start point. This means no overdrive and results in very slow sensing operation or even functional failure. In order to overcome this problem, there have been many studies for lowvoltage and low-power DRAM [1, 2, 3] . However, they have some disadvantages in terms of power, area and practicality, compared to the conventional VDD/2 bit-line pre-charge scheme. In this regard, we present a new dual asymmetric bit-line sense amplifier for GND pre-charge scheme to overcome those problems.
Basic operation of proposed circuits
The proposed sense amplifier is composed of two asymmetric PMOS sense amplifiers (PSA_T and PSA_C) and one symmetric NMOS sense amplifier (NSA) as shown in Fig. 2 . The smaller size of MP1 and MP4 signifies that the current driving capability of MP1 is weaker than that of MP2, and the current driving capability of MP4 is weaker than that of MP3. The difference of current driving capability was made by the width difference of transistors in this paper. MP1 has the same width as MP4, and MP2 has the same width as MP3. In addition, we eliminated the equalizer transistor and changed the level of EQ_L and EQ_R signals from VPP to VDD to amplifier for GND pre-charge scheme amplify both cell data 0 and cell data 1. In addition, it was possible to remove two equalizer transistors, change the level of EQ-R signal from VPP to VDD and the pre-charge transistors' type from thick oxide transistor to thin oxide transistor by using the GND pre-charge scheme instead of VDD/2 pre-charge scheme.
Experimental results and discussions
In this experiment, we first determine the optimized width mismatch ratio between MP1 and MP2 (W MP1 /W MP2 ) in terms of stability, and then evaluate speed, power and area with the optimized value of W MP1 /W MP2 and W MP4 /W MP3 .
Stability
Two types of simulation were performed to find the optimized W MP1 /W MP2 : DC simulation and transient simulation.
In the DC simulation, we aim to find the optimized width mismatch ratio at which the current driving capability difference between MP1 and MP2 (|I MP1 ÀI MP2 |) at data 0 sensing starting point is same as |I MP1 ÀI MP2 | at data 1 sensing starting point. The balance point was found when W MP1 / W MP2 is 0.58, as indicated by the vertical dotted line of Fig. 3 -a. This means the best width mismatch ratio can be obtained where the width of MP1 is 0.58 times that of MP2. This value is affected by transistor characteristics and ΔVbl in the case of data '1'.
In the transient simulation, we aim to find the optimized width mismatch ratio at which the proposed circuit can operate with the largest sensing margin considering two critical factors' variations: the variation of ΔVbl (shown as normalized ΔVbl in Fig. 3-b) , and the variation of threshold voltage [4] of the PSA_T transistors (shown as vth mismatch in Fig. 3-b) . Normalized ΔVbl represents the forced ΔVbl divided by the original ΔVbl, which is obtained by charge sharing simulation. For example, the normalized ΔVbl of 0.1 means that ΔVbl decreased to 10% of the original value is forced. The normalized ΔVbl of 1 means that there is no variation in ΔVbl. The Vth mismatch value of 0 mV means that Vth of MP1 and MP2 are perfectly matched. The Vth mismatch value of 100 mV means that the Vth of MP1 and MP2 are adversely mismatched by 100 mV. We have four cases to analyze the stability of the proposed sense amplifier. 1. The stability on variation of ΔVbl when cell data is '1' (Fig. 3-b The stability on variation of ΔVbl when cell data is '0' (not shown).
The value of ΔVbl is ideally zero due to GND bit-line pre-charge scheme and is almost not influenced by the variation of critical parameters affecting ΔVbl. As long as there is any width difference between MP1 and MP2, this sense amplifier works well throughout the entire simulation window. 3. The stability on variation of Vth when cell data is '1' (not shown).
The adverse Vth mismatch results in adverse overdrive change. In the case of cell data '1', the sufficient overdrive difference made during charge sharing time surpasses the Vth mismatch ranging from 10 mV to 100 mV. More importantly, the turn-on time of MP1 is faster than that of MP2 due to the bit-line potential difference by ΔVbl. This makes BL_R potential rise and the current-driving capability of MP2 weaker by increasing the gate potential of MP2. It works well throughout the entire simulation window. 4 . The stability on variation of Vth when cell data is '0' (Fig. 3-b, right). With lower W MP1 /W MP2 , the sense amplifier is less sensitive to variation of the threshold voltage mismatch. This is because the decrease in I MP2 by increase in Vth of MP2 is offset by decrease in I MP1 by low W MP1 /W MP2 From DC and transient simulation results, we set the optimized width mismatch ratio to 0.4, weighing much on higher immunity to threshold mismatch. Fig. 4 -a shows critical timing parameters related to the proposed dual asymmetric sense amplifier for GND bit-line pre-charge scheme, in comparison with symmetric sense amplifier for VDD/2 bit-line pre-charge scheme with the same memory organization. The improvement of charge sharing speed, sensing speed and pre-charge speed are due to earlier turn-on of cell transistor under GND pre-charge scheme, higher overdrive at sensing start point and faster performance of thin transistor used as pre-charge transistors, respectively. Fig. 4 -b shows average power consumption per BL pair under the condition of 30-ns tRC cycle. As one of the BL pair should swing from GND to VDD during the sensing operation in the proposed scheme, it will consume roughly double BL sensing power than the conventional VDD/2 pre-charged scheme as shown in the bar graph of BL/BLB Sensing column. However, we minimized the increase of power consumption by changing the level of the EQ signal (used to pre-charge the bit-line pair) and LAEQ signal (used to pre-charge LA_T and LA_C) from VPP into VDD as shown in the bar graphs of EQ Switching column and LAEQ Switching column. Even though the power consumption is increased by 22% at the same VDD, the proposed scheme has merit to reduce total power consumption by reducing VDD value more than conventional VDD/2 scheme can reduce.
Speed and power

Area
We also minimized the area overhead required for two asymmetric PMOS sense amplifier by using several area optimizations. Fig. 5 shows the layout of the proposed sense amplifier region and elaboration of the layout height change in several elements. This change is negligible from the viewpoint of total chip area.
Conclusion
We presented a new dual asymmetric bit-line sense amplifier to improve the bit-line sensing margin and speed of low voltage DRAM and several optimizations in the sense amplifier region to minimize the increase of power consumption keeping the area overhead negligible, compared with the conventional DRAM with VDD/2 pre-charge scheme. Therefore, the methods presented here will be strong candidates for use in future lowvoltage memory technologies.
